Physical Format 105

Logic Format 106

	block allocation	block number 107	block number 107 block number 108	relative logic block number 109	logic block 110	relative logic sector number 111	logic sector 112
	window#0 100	0~511	0~511	0~511			0~16383
window-	window#1	512~1023	0~511	0~511	512~1023	0~16383	16383~32767
pased	•••	•••	•••	•••	•••	•••	•••
region	window#14	7168~7679	0~511	0~511	7168~7679	0~16383	229376~245759
071	window#15	7680~7999	0~320	0~320	7680~7999	0~10271	245760~255999
redundant	redundant link area 101						
reserved	reserved window— 102 information area	8000,8101	517,2703				\
region	dynamic— link information 103	5.0000	00/2310	\	\		\
121	boot— information area <b>104</b>				_		


FIG. 1

Item Name		Data Length (in bytes)
relative logic block number	201	2
window number	202	2
cycle counter	203	1
phase-lock flag	204	1
check sum code	202	
data error flag	506	1
block error flag	207	1
error correction code	208	9

FIG. 2

Item Name	_	Data Length (in bytes)
relative block number 3	301	2
relative logic sector number 3	302	2
window number 3	303	2
writing block cycle counter 3	304	
check sum code 3	305	_
window information cycle counter 3	306	
block error flag 3	307	
error correction code 3	308	9

FIG. 3



SRAM Address

active window variable area <b>502</b>				reserved window variable area <b>501</b>										
variable 1	variable 2		variable 20		variables of reserved window#0 <b>503</b>			variables of reserved window#1 <b>504</b>			variables of reserved window#2 <b>505</b>			
20	21	• •	39	• •	400	401	• •	419	420	•	439	440	• •	459

FIG. 5





FIG. 6






FIG. 8 (PRIOR ART)




FIG. 9

stage 1	first substage of satge 2	stage 1 1003	second substage of satge 2 1004		stage 3 1005		FIG. 10
start	1.transfer read—enable signal and address signal to flash memory  2.wait until the flash memory is ready to transfer data 3.start transferring data to the buffer	compute for the location of the next sector	1.complete transferring data to the buffer area 2.check error correction code	<b>→</b>	1.check whether the CPU has received all data of the previous sector from the buffer area? 2.notify the CPU to receive the data of the current sector	yes is there any unread data? 1006	wait until the CPU has received all data from the buffer area 1007   end




FIG. 11

